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Abstract — We present the state-of-the-art in simulation of
silicon-germanium (SiGe) semiconductor devices. The work
includes a detailed comparison of device simulators and cur-
rent transport models. Among the critical modeling issues
addressed in the paper, special attention is focused on the
description of the anisotropic majority/minority electron mo-
bility in strained SiGe grown on Si. We use a direct ap-
proach to obtain scattering parameters (S-parameters) and
other derived figures of merit of SiGe heterojunction bipo-
lar transistors (HBTs) by means of small-signal AC-analysis.
Results from two-dimensional hydrodynamic simulations of
SiGe HBTs are presented in good agreement with measured
data. The examples are chosen to demonstrate technologically
important issues which can be addressed and solved by device
simulation.
Keywords — SiGe HBT, numerical simulation, modeling,
bandgap, mobility, small-signal simulation, S-parameters.
1. Introduction
SiGe HBTs progressively replace III-V devices for their
typical applications, such as low noise amplifiers and fre-
quency dividers up to 99 GHz [1], and are considered es-
sential for 40 Gbit/s optical communication systems. Tran-
sit frequencies, fT , of 350 GHz [2], maximum oscillation
frequencies, fmax, of 285 GHz, and ring oscillator delays
of 4.2 ps [3] have been reported. Figure 1 shows the rapid
Fig. 1. Current gain cutoff frequency fT of SiGe HBTs over
time.
progress of peak- fT of SiGe HBTs over the last couple
of years. The devices are fully compatible with the ex-
isting state-of-the-art 0.13 µm CMOS technology [3, 4].
Digital application-specific integrated circuits (ASICs) are
combined with SiGe HBT circuits in the so-called SiGe
BiCMOS technology and are in volume production.
With the shrinking of device dimensions and replacement
of hybrid mounted transistors by MMICs, rigorous physi-
cal device simulation and circuit simulation with distributed
devices has to be carried out by simulation tools which ac-
count for physical effects on a microscopic level. Optimiza-
tion of geometry, doping, materials, and material compo-
sition is targeting high power, high breakdown, high speed
(high fT , fmax), low leakage (low power consumption), low
noise, etc. This is a challenging task that requires signifi-
cant efforts in device modeling.
Section 2 gives a review of state-of-the-art device simu-
lators and discusses the choice of current transport mod-
els to be used. In Section 3 critical modeling issues are
addressed, such as bandgap narrowing, anisotropic elec-
tron minority mobility in strained SiGe, carrier transport
through heterointerfaces, carrier generation/recombination,
and lattice self-heating.
Section 4 presents numerical simulation results compared
to the experimental data for SiGe HBTs. The examples
are chosen to demonstrate technologically important issues
which can be addressed and solved by device simulation.
In particular, examples were chosen, where physical effects
are of importance for both the DC-, and the AC- device
behavior, e.g. forward characteristics of SiGe HBTs with
different Ge contents considering band gap narrowing and
anisotropic mobility effects, output characteristics includ-
ing self-heating and impact-ionization generation effects,
and fT vs. IC plots accounting for hot-carrier effects and
anisotropic transport. All obtained results are in good agree-
ment with the measured data.
2. Device simulators
The continuously increasing computational power of com-
puter systems allows the use of technology computer aided
design (TCAD) tools on a very large scale. Several com-
mercial device simulators, e.g. [5–10], company-developed
simulators, e.g. [11, 12], and university developed simula-
tors, e.g. [13–19], claim the capability to handle SiGe de-
vices. These simulators differ considerably in dimensional-
ity (one-, /quasi-/two-, or /quasi-/three-dimensional), in the
choice of carrier transport model (drift-diffusion, energy-
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Table 1
Comparison of device simulators
Simulator Dimension Model Features
NEMO 1D Schro¨dinger-Poisson solver
BIPOLE3 Quasi-2D DD Polysilicon
ATLAS 2D DD, ET TE heterojunction model
APSYS 2D HD Optical, interfaces
Jungemann 2D DD, HD, MC Rigorous transport modeling
PISCES 2D DD, ET Polysilicon, harmonic balance
MEDICI 2D DD, HD Anisotropic properties
FIELDAY 2D, 3D DD Electrothermal
Minimos-NT 2D, 3D DD, HD (See Section 3)
DESSIS 2D, 3D DD, HD Trap modeling, TFE model
DD – drift-diffusion, ET – energy-transport, HD – hydrodynamic
transport, or Monte Carlo statistical solution of the Boltz-
mann equation), and in the capability of including elec-
trothermal effects. The drift-diffusion transport model [20]
is by now the most popular model used for device simu-
lation. With down-scaling feature sizes, non-local effects
become more pronounced and must be accounted for by
applying an energy-transport or hydrodynamic transport
model [21]. During the last two decades Monte Carlo
methods for solving the Boltzmann transport equation have
been developed [22, 23] and applied for device simula-
tion [24–26]. However, reduction of the demand on com-
putational resources is still an issue and, therefore, Monte
Carlo device simulation is still not feasible for industrial
application on a daily basis. A way to preserve the accu-
racy at lower computational cost is to calibrate lower order
transport models to Monte Carlo simulation data.
In addition, quantum mechanical effects are often neglected
or accounted for only by simple models for quantum cor-
rections [27, 28], as solving the Schro¨dinger or the Wigner
equation is extremely expensive in terms of computational
resources.
The limited feedback from technological state-of-the-art
process development to simulator development is a com-
mon drawback. The quality of the physical models can
be questioned as the model parameters for SiGe are often
simply inherited from parameters for silicon. Critical issues
concerning simulation of heterostructures are frequently not
considered, such as interface modeling at heterojunctions
and at silicon/polysilicon interfaces. Hydrodynamic and
high field effects, such as carrier energy relaxation, impact
ionization, and self-heating effects, are often ignored.
The two-dimensional device simulator PISCES [13], devel-
oped at Stanford University, incorporates modeling capa-
bilities for SiGe based devices, e.g. for silicon/polysilicon
interfaces. One of its versions, PISCES-HB, includes har-
monic balance for large signal simulation.
The device simulator MEDICI from Synopsis [10], which
is also based on PISCES, offers simulation features for
SiGe/Si HBTs. Advantages of this simulator are hydro-
dynamic simulation capabilities and a rigorous approach to
generation/recombination processes. In addition, it includes
a module treating anisotropic material properties. This sim-
ulator has some weakness in the capability of mixed-mode
device/circuit simulation.
At the quantum level, among others, a one-dimensional
Schro¨dinger-Poisson solver NEMO [12], based on non-
equilibrium Green’s functions, is offered for sub-0.1 µm
SiGe structures.
The two- and three-dimensional device simulator DESSIS
from ISE [8] has demonstrated a rigorous approach to semi-
conductor physics modeling. Various critical issues, such
as extensive trap modeling, are solved.
Quasi-two-dimensional approaches using a simplified one-
dimensional current equation are demonstrated, among oth-
ers, by BIPOLE3 from BIPSIM [7] which additionally fea-
tures good models for polysilicon.
The two-dimensional Fast Blaze from Silvaco [6] has capa-
bilities of simulating heterostructure devices. Simulations
of SiGe HBTs were announced, based on a simulator origi-
nally developed at the University of Ilmenau, PROSA [18].
However, in the latter no material interfaces are considered.
Several good optimization results for SiGe HBTs were
achieved with another university developed simulator,
SCORPIO [29].
Table 1 summarizes features of SiGe device simulators dis-
cussed in this paper.
3. Critical issues of modeling SiGe
devices
This section discusses critical modeling issues for SiGe
semiconductor devices. We have addressed these issues in
our three-dimensional device simulator Minimos-NT [19],
which can deal with different complex structures and ma-
terials, such as SiGe and various III-V binary and ternary
compounds, with arbitrary material composition profiles in
a wide temperature range.
The models are based on experimental or Monte Carlo sim-
ulation data and employ analytical functional forms which
cover the whole material composition range. The model pa-
rameters are checked against several independent technolo-
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gies to obtain a concise set used for all simulations. Re-
viewing simulation of HBTs and submicron heterojunction
field-effect transistors with gate-lengths down to 100 nm,
solutions of energy transport equations are necessary to
account for non-local effects, such as velocity overshoot.
A model for carrier temperature dependent energy relax-
ation times [30] has been developed as well as a model for
lattice temperature dependent saturation velocities [31].
Heterointerface modeling is a key issue for devices which
include abrupt junctions. Thermionic emission and field
emission effects critically determine the current transport
parallel and perpendicular to the heterointerfaces.
All important physical effects, such as bandgap narrow-
ing, anisotropic electron minority mobility in strained SiGe,
Shockley-Read-Hall recombination, surface and Auger re-
combination, and impact ionization are taken into account.
III-V materials and SiGe are known to have a reduced heat
conductivity in comparison to silicon [32]. Self-heating
effects are accounted for by solving the lattice heat flow
equation self-consistently with the energy transport equa-
tions. Examples are given in Section 4 for SiGe HBTs.
Advanced device simulation allows a precise physics-based
extraction of small-signal parameters [33, 34]. Mea-
sured bias dependent S-parameters serve as a valuable
source of information when compared at different bias
points to simulated S-parameters from a device simulator,
such as Minimos-NT. This procedure reflects the full RF-
information contained in the S-parameters and allows pro-
cess control beyond the comparison of DC-quantities.
3.1. Bandgap and bandgap narrowing
Modeling of strained SiGe is not a trivial task, since atten-
tion has to be focused on the stress-dependent change of
the bandgap due to Ge content [35].
The temperature-dependent bandgaps of the constituents,
ESig and EGeg , are calculated by the commonly used model
of Varshni [36]
Eg = Eg,0−
α ·T 2L
β +TL , (1)
where Eg,0 is the bandgap at TL = 0 K. The parameter
values are summarized in Table 2. The dependence on the
material composition x is then introduced by
ESiGeg = E
Si
g · (1− x)+E
Ge
g · x+Cg · (1− x) · x (2)
with a bowing parameter Cg = −0.4 eV. This one-valley
bandgap fit can be applied to the case of the technologi-
cally important strained Si1−xGex grown on Si (see Fig. 2).
Table 2
Parameter values for modeling the bandgap energy
Material Eg,0 [eV] α [eV/K] β [K]
Si 1.1695 4.73 ·10−4 636
Ge 0.7437 4.774 ·10−4 235
Depending on the strain the bandgap can become smaller
than the one of pure Ge [37] in certain cases. In the un-
strained case, however, an X-to-L gap transition is observed
at about x = 0.85, which has to be accounted by the model
as well.
Fig. 2. Material composition dependence of the L and X-bandgaps
in Si1−xGex at 300 K.
The stress-dependent change of the bandgap is an effect
which must be separated from dopant-dependent bandgap
narrowing (BGN) which for itself depends on the semicon-
ductor material composition, the doping concentration, and
the lattice temperature [38].
Fig. 3. Doping-dependent bandgap narrowing versus Ge content
in p-SiGe compared to experimental data.
In Fig. 3 BGN versus material composition in boron-doped
Si1−xGex is compared to another model [39]. The decrease
of the BGN with increase of the Ge fraction was already
experimentally observed [40, 41]. Our theoretical approach
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explains this effect by the decreased density of states in the
valence band and an increase of the relative permittivity in
the strained SiGe alloy.
3.2. Carrier mobility
As the minority carrier mobility is of considerable im-
portance for bipolar transistors, an analytical low field
mobility model which distinguishes between majority and
minority electron mobilities has been developed [38] using
Monte Carlo simulation data for electrons in Si. A similar
expression is currently implemented in Minimos-NT:
µmajn =
µLn −µ
maj
mid
1+
(
ND
Cmid
)α + µmajmid −µmajhi
1+
(
ND
Cmajhi
)β + µmajhi , (3)
µminn =
µLn −µminmid
1+
(
NA
Cmid
)α + µminmid −µminhi
1+
(
NA
Cminhi
)β + µminhi , (4)
where µL is the mobility for undoped material, µhi is the
mobility at the highest doping concentration. µmajmid , µ
maj
hi ,
µminmid , µminhi , Cmid , C
maj
hi , C
min
hi , α , and β are used as fitting
parameters. The final low-field electron mobility µLI,
which accounts for a combination of both acceptor and
donor doping is given by
µLIn =
(
1
µmajn
+
1
µminn
−
1
µLn
)
−1
. (5)
Figure 4 demonstrates a good match between the analytical
model, our Monte Carlo simulation data, and measurements
from [42–45] at 300 K for Si.
Fig. 4. Majority and minority electron mobility in Si at 300 K:
comparison between Monte Carlo simulation data and experimen-
tal data.
Monte Carlo simulation which accounts for alloy scattering
and the splitting of the anisotropic conduction band valleys
due to strain [46] in combination with an accurate ionized
impurity scattering model [47] allowed us to obtain results
for SiGe for the complete range of donor and acceptor con-
centrations and Ge contents x. We use the same functional
form to fit the doping dependence of the in-plane mobility
component for x = 0 and x = 1 (Si and strained Ge on Si).
The material composition dependence is modeled by
1
µ (x) =
1− x
µSi +
x
µGe +
(1− x) · x
Cµ
(6)
Cµ is a bowing parameter which equals 140 cm2/Vs and
110 cm2/Vs for doping levels below and above Cmid , re-
spectively. Figure 5 shows the in-plane minority electron
mobility in Si1−xGex as a function of x at 300 K for differ-
ent acceptor doping concentrations. The model parameters
used for SiGe at 300 K are summarized in Table 3.
Table 3
Parameter values for the majority/minority
electron mobility at 300 K
Parameter Si Ge(on Si) Unit
µLn 1430 560 cm2/Vs
µmajmid 44 80 cm2/Vs
µmajhi 58 59 cm2/Vs
µminmid 141 124 cm2/Vs
µminhi 218 158 cm2/Vs
α 0.65 0.65
β 2.0 2.0
Cmid 1.12 ·1017 4.0 ·1017 cm−3
Cmajhi 1.18 ·10
20 4.9 ·1018 cm−3
Cminhi 4.35 ·1019 5.4 ·1019 cm−3
Fig. 5. Minority electron mobility in Si1−xGex as a function
of x for in-plane direction: the model is in good agreement with
Monte Carlo simulation data.
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The component of the mobility perpendicular to the sur-
face is then obtained by a multiplication factor given by
the ratio of the two mobility components. The good agree-
ment of the model with the measured and the Monte Carlo
simulation data, both for in-plane and perpendicular to the
surface directions, is illustrated in Fig. 6.
Fig. 6. Minority electron mobility in Si1−xGex as a function of
NA and x: the model is in good agreement with measurements and
Monte Carlo simulation data both for in-plane and perpendicular
to the surface directions.
4. Analyzed SiGe HBT structures
In this section we analyze SiGe HBTs from an industrial
vendor. The devices are part of proven 0.8 µm and 0.35 µm
BiCMOS technologies which include CMOS process and
high-performance analog-oriented HBT module. The ap-
plications reach from circuits for mobile communication to
high-speed networks.
Our methodology for characterization and optimization of
SiGe HBTs involves process calibration, device calibration
employing two-dimensional device simulation, and auto-
mated technology computer aided design optimization.
4.1. Device fabrication and process simulation
The devices under investigation are polysilicon-emitter
double-base SiGe HBTs epitaxially grown by a chemical
vapor deposition process. An implanted n-well, similar to
the one used in the standard CMOS technology, is used.
The buried layer is connected to a sinker to conduct the
electron current from the buried layer to the collector con-
tact. The base consists of an intrinsic base (below the
emitter window) and an extrinsic base. The germanium
content has a triangular shape. The base-emitter junction
is formed by rapid thermal processing which causes out-
diffusion of arsenic from the polysilicon emitter layer into
the crystalline silicon.
The process simulation with DIOS [8] starts from the blank
wafer to the final device and reflects real device fabrica-
tion as accurately as possible. The implant profiles as well
as annealing steps are calibrated to one-dimensional SIMS
profiles. To save computational resources the simulation
domain covers only one half of the real device which is
symmetric and the collector-sinker is not included in the
structure.
4.2. SiGe HBT from the 0.8 µm technology node
The influence of the selectively-implanted-collector (SIC)
doping on device performance was studied in order to ob-
tain an optimal profile for specific requirements (high speed
or high breakdown voltage). For that purpose, four SiGe
HBT structures with emitter areas of 6×0.8 µm2 have been
investigated both experimentally and by means of process
simulation, followed by two-dimensional device simulation.
The simulated device structure with the phosphorus SIC
implant is shown in Fig. 7.
Fig. 7. Simulated device structure (0.8 µm technology) and
phosphorus collector implant [cm−3].
The only process step in which the four HBTs (hereafter
referred to as dev. 1, dev. 2, dev. 3, dev. 4) differ is the
combination of energy and dose used for the SIC implants,
as summarized in Table 4. The resulting phosphorus doping
profiles in vertical cuts under the emitter windows of the
four devices are shown in Fig. 8.
Table 4
Summary of key process and device parameters
Device
Energy
[keV]
Dose
[cm−2]
fT
[GHz]
BVCE0
[V]
fT ·BVCE0
[GHz ·V]
Dev. 1 480 7 ·1012 32 4.0 128
Dev. 2 480 3 ·1013 40 3.7 148
Dev. 3 300 7 ·1012 33 3.1 102
Dev. 4 300 3 ·1013 42 2.3 97
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Fig. 8. Phosphorus doping profile under the emitter contact for
all four devices.
A comparative Monte Carlo simulation of ion implanta-
tion [48] of phosphorus in silicon and SiGe was performed
to check the accuracy of the process simulation with respect
to SiGe (Fig. 9).
Fig. 9. Comparative simulation of Monte Carlo ion implantation
of phosphorus in Si and SiGe.
The physical models in Minimos-NT are well cali-
brated [49]. The same is true for DESSIS, used for com-
parison. Both device simulators correctly reproduce the
measured forward Gummel plot at 300 K (Fig. 10) with
default models. The slight increase of collector current IC
with dose and energy at high bias is due to the differences
in the base push-out effect. fT is extracted by small-signal
AC-analysis.
The only fitting parameters used in the simulation are
the contribution of bandgap narrowing to the conduc-
tion band (here about 80% and 20% for donor and ac-
Fig. 10. Forward Gummel plots at VCB = 0 V. Comparison be-
tween measurement and simulation.
ceptor doping, respectively), and the concentration of
traps in the Shockley-Read-Hall recombination model
(here 1013 cm−3).
However, as can be seen in Figs. 11 and 12, both DESSIS
and Minimos-NT failed to explain the experimentally ob-
served similarity in peak fT for dev. 1 and dev. 3 and,
respectively, for dev. 2 and dev. 4. This again turned our
attention to the SIC implant. An automated device cal-
ibration with our TCAD framework [50] was performed.
It turned out that 50% more phosphorus in the collector of
the two low-dose devices (dev. 1 and dev. 3) already gives
an acceptable qualitative agreement.
Fig. 11. Frequency fT versus IC at VCE = 1.5 V. Comparison be-
tween measurement and drift-diffusion simulation with DESSIS.
It is known that with shrinking device dimensions non-
local effects, such as velocity overshoot, become more pro-
nounced. Neglecting these effects can be a reason for un-
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Fig. 12. Frequency fT versus IC at VCE = 1.5 V. Compar-
ison between measurement and drift-diffusion simulation with
Minimos-NT.
Fig. 13. Frequency fT versus IC at VCE = 1.5 V. Compar-
ison between measurement and hydrodynamic simulation with
Minimos-NT.
derestimating fT [51]. For that purpose, we performed
simulations with the hydrodynamic transport model which
improved the results quantitatively (Fig. 13). Figure 14
shows the velocity overshoot over the greater part of the
base region which is about twice the saturation velocity
limit in the drift-diffusion case (107 cm/s). This correlates
to the higher electron energy (Fig. 15) in the collector and
explains the increase of fT in comparison to drift-diffusion
simulations (see Figs. 11 and 12). The good agreement at
low currents is very important since HBTs typically oper-
ate at much lower frequencies than at the maximum fT .
Simulations prove that in this range optimizations of the
SIC implant do not have the influence on fT , i.e. the
base-emitter capacitance and not the base-collector capac-
Fig. 14. Electron velocity overshoot in the base-collector space
charge region at VCE = VBE = 0.88 V.
Fig. 15. Electron temperature distribution in the four simulated
devices at VCE = VBE = 0.88 V.
itance is dominating. The maximum fT was found to have
a stronger dependence on the dose than on the energy of
the implants.
Furthermore, the important figure of merit BVCE0 · fT
(see Table 4) reaches a maximum for high SIC implant
energies (deep implant) and high SIC doses. We found
that the higher fT for high-dose/low-energy SIC implants
is due to a smaller base width and a delayed onset of the
base push-out effect due to the higher collector doping.
4.3. SiGe HBT from the 0.35 µm technology node
The investigated SiGe HBTs from the next generation have
emitter areas of 12 ·0.4 µm2. The device structure with the
phosphorus SIC implant is shown in Fig. 16.
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Fig. 16. Simulated device structure (0.35 µm technology) and
phosphorus collector implant [cm−3].
All important physical effects, such as surface recom-
bination, impact ionization (II) generation, and self-
heating (SH), are properly modeled and accounted for in
the simulation in order to get good agreement with the mea-
sured forward (Fig. 17) and output characteristics (Fig. 18)
using a concise set of models and parameters. In con-
trast, simulation without including SH effects cannot re-
produce the experimental data, especially at high power
levels. The only fitting parameters used in the simulation
are the contribution of BGN to the conduction band, the
trap charge density in the Shockley-Read-Hall recombina-
tion model (here 1014 cm−3), the velocity recombination
for holes in the polysilicon contact model [52] used at the
emitter contact, and the substrate thermal resistance.
Fig. 17. Forward Gummel plots at VCB = 0 V: comparison
between measurement data and simulation at room temperature.
A closer look at the increasing collector current IC at high
collector-to-emitter voltages VCE and constant base cur-
rent IB, stepped by 0.4 µA from 0.1 µA to 1.7 µA, reveals
Fig. 18. Output characteristics: simulation with and without self-
heating (SH) and impact ionization (II) compared to measurement
data. IB is stepped by 0.4 µA from 0.1 µA to 1.7 µA.
the interplay between self-heating and impact ionization
(Fig. 19). While impact ionization leads to a strong increase
of IC, self-heating decreases it. In fact, both IC and IB in-
crease due to self-heating at a given bias condition. As the
change is relatively higher for IB, in order to maintain it at
the same level, VBE and, therefore, IC decrease.
Fig. 19. Output characteristics for IB = 0.9 µA: a closer look
at the increasing IC at high VCE reveals the interplay between
self-heating (SH) effect and impact ionization (II) generation.
A proper DC calibration is an important prerequisite for AC
simulation (Fig. 17) Note that it is absolutely necessary
for AC simulations to take the complete device structure
into account in order to consider the capacitances between
collector and substrate CCS as well as between base and
collector CBC.
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Fig. 20. S-parameters in a combined Smith chart (radius = 1)
from 50 MHz to 31 GHz at VCE = 1 V and current density
JC = 28 kA/cm2 (measurements with circles).
The quality of the simulated (intrinsic) Y -parameters is
proven by calculating the row and column sums of the
admittance matrix, which have to be zero according to
Kirchhoff’s laws. The simulation yields errors of about
10−16 A/V for typical matrix entries of 10−3 A/V. The
transformation to intrinsic S-parameters is completely an-
alytical and, thus, the results can be directly compared to
the measurement data. Since the measurement environment
accounts for the parasitics, no transformation to extrinsic
parameters is necessary.
Fig. 21. S-parameters in a combined Smith chart (radius = 1)
from 50 MHz to 31 GHz at VCE = 1 V and current density
JC = 76 kA/cm2 (measurements with circles).
Figures 20 and 21 show a comparison of simulated and
measured S-parameters at VCE = 1 V and current densities
JC = 28 kA/cm2 and JC = 76 kA/cm2 in the frequency
range between 50 MHz and 31 GHz. For the same device
we calculated the matched gain gm and the short-circuit
current gain h21 in order to extract the figures of merit fT
and fmax found at the respective unity-gain points.
Fig. 22. Cut-off frequency fT versus collector current IC at
VCE = 1 V (anisotropic with solid line, isotropic with dashed line,
measurements with circles).
Fig. 23. Short-circuit current gain h21 and matched gain gm
versus frequency at VCE = 1 V and current density JC = 76 kA/cm2
(measurements with circles).
Figures 22 and 23 show the comparison of our results and
the corresponding measurement data. While the measure-
ment covers a range up to 31 GHz the simulation is ex-
tended to frequencies beyond the unity-gain point. The
peak of the fT -curve in Fig. 22 corresponds exactly to the
frequency at the respective intersection in Fig. 23. In ad-
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dition, the effect of the introduction of anisotropic electron
mobility is demonstrated in Fig. 22.
5. Conclusion
A brief overview of the state-of-the-art of simulation tools
for SiGe HBTs has been given. Critical issues for nu-
merical modeling of SiGe devices have been discussed in-
cluding accurate models for bandgap narrowing and mi-
nority/majority electron mobility in strained SiGe. We
have presented experiments and simulations of SiGe HBTs.
Good agreement was achieved both with experimental
DC-results (forward and output characteristics) and with
high-frequency data. We were able to extract various sets
of small-signal parameters as well as related figures of merit
by means of simulation with Minimos-NT. The newly es-
tablished models are beneficial for future process develop-
ment.
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